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Switching Converters with Wide DC Conversion 
Range 
Dragan MaksimoviC, Member, IEEE, and Slobodan Cuk , M i w l w .  IEEE 
Abstract-In dc-to-dc conversion applications that require a large 
range of input andlor output voltages, conventional PWM converter 
topologies must operate at extremely low duty ratios, which limits the 
operation to lower switching frequencies because of the minimum ON- 
time of the transistor switch. This is eliminated in a new class of single- 
transistor PWM converters featuring voltage conversion ratios with 
quadratic dependence on duty ratio. Practical circuit examples oper- 
ating at 0.5 MHz are described. 
I. INTRODUCTION 
N PWM (square-wave) dc-to-dc converter topologies, dc I conversion ratio M ( M  = V,,,/ V i , )  is a function of duty ratio 
D of the active (transistor) switch. Both minimum and maxi- 
mum attainable conversion ratios are limited in practical con- 
verters. The maximum conversion ratio M,,, of the buck 
converter (M( D ) = D ) cannot be greater than 1, while in boost 
(M( D ) = 1 /( 1 - D )), buck-boost or Cuk converters (M( D) 
= - D / (  1 - D )), M,,, is limited by the degradation in effi- 
ciency as duty ratio D approaches 1. On the lower end, mini- 
mum ON-time of the transistor switch results in a minimum 
attainable duty ratio and, consequently, in a minimum conver- 
sion ratio Mmin. 
Evidently, the limit on Mmi, becomes more restrictive as the 
switching frequency is increased. It is possible that in practical 
applications a lower operating frequency has to be selected only 
because of the low-end limitation in D. One typical application 
is a low-voltage, on-board regulator (V,,, = 5 V or less), sup- 
plied from an unregulated mid-voltage bus ( Vi, = 50 V) .  If 
isolation is not required, a converter without transformer is 
preferable but then, the converter itself has to provide a large 
step-down. One such converter, in which a capacitive voltage 
divider is embedded in the Cuk topology, was suggested in [ 11. 
Other possible applications that require an extremely large con- 
version range include laboratory power supplies, where wide 
range of adjustable output voltages is required, or universal 
110/220 V off-line power supplies, where the converter is ex- 
posed to extremely wide range of input voltages. 
Conversion range can be extended significantly if conversion 
ratio M (  D ) has a quadratic dependence on duty-cycle. For ex- 
ample, two buck converters in a cascade (Fig. l(a)) provide a 
conversion ratio M( D ) = D 2  and a significantly lower Mmi, for 
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Fig. 1. (a) Cascade of two buck converters has M( D ) = Dz, but requires 
two transistor switches. (b) If short T and switch S ,  interchange their po- 
sitions, only single transistor is necessary to obtain converter with same dc 
conversion ratio. 
the same minimum owtime. Other advantageous conversion- 
ratio functions include M ( D )  = D 2 / (  1 - D )  and M(D) = 
D 2 / (  1 - D )’. Of course, converters with such conversion ra- 
tios can be readily constructed by cascading two basic convert- 
ers, as in [2]. Such realizations, however, require two transistor 
switches and additional complexity of the converter network 
may compromise potential advantages of the extended conver- 
sion range. It can be shown that M(D) with quadratic depen- 
dence on d cannot be realized with less than two capacitors, 
two inductors, and four switches [3], but the number of tran- 
sistor switches can be reduced to one. Indeed, a slight modifi- 
cation in the position of the SI-switch in the buck-buck cascade 
results in a single-transistor converter with M ( D )  = D z ,  as 
shown in Fig. l(b). Note that the two topologies with ideal 
switches are electrically equivalent-the two switched net- 
works, 
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are identical in the converter of Fig. l(a) and in the converter 
of Fig. l(b). The difference between the topologies becomes 
apparent only after the ideal (four-quadrant) switches are re- 
placed by the single-quadrant semiconductor switches. 
In Section 11, new single-transistor converter topologies with 
quadratic conversion ratios are introduced. Operation and basic 
properties of the converters are discussed in Section 111. Design 
considerations and experimental results for two practical 
examples operating at 0.5 MHz are presented in Sections IV 
and V. 
11. QUADRATIC PWM CONVERTERS 
A systematic procedure for construction of complete classes 
of PWM converters with a given number of reactive elements, 
a given number of switches and a required dc conversion ratio 
is described in [3]. The procedure is used to extract fourth- 
order, single-ended PWM converters with quadratic conversion 
ratios and a single active (transistor) switch. Parameters given 
at the input of the procedure are as follows. 
Required dc conversion ratio: 1 M ( D )  I = D 2 ,  D 2 / (  1 - 
D ), or D 2 / (  1 - D ),; 
Number of capacitors, inductors: n, = n, = 2 ;  
Number of switches: n, = 4; 
Number of transistor switches; n, = 1. 
Implemented in a computer program, the synthesis procedure 
searches through all possible configurations and extracts those 
that satisfy the' input specifications. As a result, quadratic con- 
verter topolagies in Figs. 2-7 are uncovered. 
The conversion ratio of converters a, and a, is M( D ) = 
D 2 ,  converters W,, W2 aud 63, M ( D )  = - D 2 / (  1 - D ) ,  while 
convertef e,  features M ( D )  = D 2 / (  1 - D ) a .  Versions with 
an isolation transformer are indicated where applicable. None 
of the above converter configurations were disclosed before, 
with the exception of the @,-converter, which was indepen- 
dently amved at by Lambda Electronics. 
It is interesting to note that some of the quGdratic topologies 
( a2 and W3 in phrticular) bear little resemblance to a cascade 
or some othef combination of two basic converters. Thus, it is 
not likely that some intuitive circuit-manipulation technique 
(such as the one used to derive the @.,-converter in the intro- 
ductory section) would uncover all Converter topologies intro- 
duced in this section. On the other hand, the systematic 
synthesis procedure guarantees that all topologies with a spec- 
ified set of properties are found. 
111. OPERATION OF THE QUADRATIC ONVERTER 
TOPOLOGIES 
In this section, we discuss operation and basic properties of 
the quadratic converters introduced in Section 11. 
A.  Continuous Conduction Mode 
Conversion ratio M( D ) of the quadratic converters in Figs. 
2-7 is derived assuming that the converters operate in the con- 
tinuous conduction mode (CCM). In CCM, all capacitor volt- 
ages and inductor currents are dc quantities with a relatively 
small superimposed ac ripple. Turn-ON and turn-OFF transitions 
of all diodes are synchronous with switching transitions of the 
Fig. 2. Converter a, with dc conversion ratio M ( D )  = D z  (a); and its 
version with an isolation transformer (b). 
Fig. 3.  Converter Bz with dc conversion ratio M ( D )  = D z .  
transistor. In the following discussion, for simplicity, we as- 
sume that ac ripples in capacitor voltages and inductor currents 
are entirely negligible. Voltages are normalized to Vg, while 
currents are normalized to IOut. 
In converter a,, when the transistor switch is turned ON, diode 
D, is turned ON simultaneously, conducting the current i,, = 
IL2 - Z L ,  . The average transistor current is equal to DIL2. Since 
the average transistor current must also be equal to I L 1 ,  we have 
(3) 
which confirms that diode D ,  is indeed ON. During the transistor 
owtime, diodes D, and D, are OFF. When the transistor is turned 
OFF, diode D, provides a path for current I L 1 ,  while diode D, 
provides a path for current IL2. Diode D,  is OFF. Since the two 
switched networks in a, are electrically identical to the switched 
networks in a cascade of two buck converters, converter @., has 
the same dc conversion ratio, M( D ) = D 2 .  
Converter a, can be viewed as a cascade of a passive buck 
stage (L,, C, ,  D , ,  D 2 )  and an active buck stage ( L , ,  C , ,  T ,  
0,). Switching of the diodes inside the passive buck is a result 
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Fig. 4. Converter 63, with dc conversion ratio M ( D )  = - D 2 / (  1 - D 
(a); and its version with an isolation transformer (b). 
Fig. 6.  Converter (B3 with dc conversion ratio M ( D )  = - D 2 / (  1 - D ) .  
T rout 
Fig. 5 .  Converter CB2 with dc conversion ratio M ( D )  = - D 2 / (  1 - D )  
(a); and its version with an isolation transformer (b). 
of the pulsating input current of the active buck. Thus, if any 
other PWM converter with a pulsating input current is preceded 
by the passive buck stage, its dc conversion ratio gets multi- 
plied by D.  For example, converter a2 is a cascade connection 
of the passive buck and the buck-boost converter. One may also 
note that the passive buck itself has a pulsating input current. 
Thus, n - 1 passive buck stages can be cascaded in a row with 
a single active buck, resulting in a single-transistor PWM con- 
verter with M ( D )  = D". 
Fig. 7 .  Converter e ,  with dc conversion ratio M ( D )  = D 2 / (  1 - D ) *  
(a); and its version with an isolation transformer (b). 
Elementary dc analysis is easily carried out for the remaining 
five quadratic converters. In all cases, diode D, is the diode that 
is ON during the transistor ON-time. For reference and compar- 
ison, average inductor currents, average capacitor voltages and 
stresses on switching devices are summarized in Table I .  Ideal 
voltage and current stresses (computed under the assumption 
that ac ripples in capacitor voltages and inductor currents are 
negligible) should be taken as lower bounds for the actual 
stresses in practical circuits where the ac ripples may have sig- 
nificant values. 
With respect to the parameters in Table I, the two @-con- 
verters with M (  D ) = D 2  differ only in current I L , ,  and the more 
favorable choice (the one with lower inductor current) depends 
on the steady-state duty ratio D. Among the @-converters with 
M ( D )  = - D 2 / (  1 - D), converter @, has the lowest average 
inductor currents and switch currents. Consequently, if the same 
components were used to design the three converters, converter 
@, would have the lowest conduction losses and the lowest 
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Capacitor dc voltages, inductor dc currents, and voltage/current stresses on switches in the quadratic converters operating in 
the continuous conduction mode. The stresses are computed assuming that ac ripples in inductor currents and capacitor voltages 
are negligible. Voltages are normalized to V8, while currents are normalized to I,,,. 
B. Discontinuous Conduction Modes 
In this section, we remove the asumption that ac ripples in 
inductor currents are negligible, while the assumption that ac 
ripples in capacitor voltages are relatively small is retained. 
In basic single-transis!or, single-diode PWM converters 
(buck, boost, buck-boost Cuk, etc.), the discontinuous inductor 
current mode (DICM) occurs when the diode current drops to 
zero before the end of the transistor ow-time. In a cascade of 
basic PWM converters, a DICM can be associated with each 
diode 151, but the same qualitative description holds-the diode 
turns OFF before the transistor is turned ON. In the quadratic 
converters, there exists a diode that conducts during the tran- 
sistor on-time, so that the notion of DICM needs a slight gen- 
eralization. An operating mode of a PWM converter will be 
called discontinuous if switching (turn-ON or turn-OFF) of a 
diode is not synchronous with switching (turn-ON or turn-OFF) 
of the transistor. 
In every DICM, the conversion ratio is a function of duty 
ratio D and load current rout. For the same duty ratio D ,  the 
conversion ratio in DICM is higher than the conversion ratio in 
CCM. Thus, a transition from CCM to DICM tends to increase 
the minimum attainable conversion ratio and therefore, to de- 
crease the attainable range of conversion ratios. Hence, for a 
proper design of quadratic converters, it is important to deter- 
mine the conditions for operation in the continuous conduction 
mode. 
Define parameters k ,  and k 2  by 
(4) 
where R is the load resistance at dc, 
R = ~ O " I / ~ O l J I .  ( 5 )  
andf, is the switching frequency. Consider, as an example, con- 
verter @, in Fig. 2(a). Familiar discontinuous modes can be 
associated with diodes D, and D,. When the transistor is O F F ,  
diode D, constructs current iL2 .  The diode current decays lin- 
early and reaches its minimum at the end of the transistor-om 
time. For operation in CCM, the minimum should be positive, 
i.e., 
( 6 )  
A IL.2 
IL2 - -> 0,  
2 
where IL2 and AI,, denote the average and the peak-to-peak 
ripple of the inductor L ,  current. After evaluating the average 
current and the ripple current in terms of Vg, R ,  L 2  andf,, we 
obtain 
k 2 >  1 - D .  (7 )  
MAKSIMOVIC AND CUK: SWITCHING CONVERTERS WITH WIDE DC CONVERSION RANGE 
TABLE I1 
1.55 
Conditions for operation in the continuous conduction mode for the six 
quadratic converters. For each boundary condition, the diode responsible 
for the condition is indicated in brackets. 
In fact, this is the CCM/DICM boundary condition for the buck 
converter [4]. A similar analysis for diode D2 yields 
1 - D  
kl > 
D2 
Again, this condition can be interpreted as the well-known con- 
dition for the simple buck converter, except that load R is re- 
flected to the input stage by the square of the output-stage 
conversion ratio D. 
Let us now examine the discontinuous mode associated with 
diode D,. When the diode is ON, its current iDl is equal to 
i,, - i , , ,  and the condition for operation in CCM is that 
throughout the transistor owtime. Since both iL2 and i,, are lin- 
early increasing during the transistor owtime, this condition is 
equivalent to the following two inequalities: 
A IL2 AIL, 
2 2 IL2 - -> IL ,  - -, 
L L 
The first inequality requires that the diode current is positive at 
the transistor owtime, while the second inequality imposes the 
same condition at the end of the transistor owtime. In terms of 
parameters k ,  and k, ,  conditions (10) and (1 1)  become 
1 I; - Zl l .  
Analysis of boundary conditions for operation in CCM is car- 
ried out for all six quadratic converters. The results are sum- 
marized in Table 11. Note that the conditions can be vastly 
different even for the converters that share the same conversion 
ratio in CCM. 
Consider, for example, converters a, and a2. Assume that 
operating conditions are the same and that the duty ratio is set 
to D = 0.5, so that all average inductor currents are the same. 
We want to examine in which converter lower conductances are 
necessary for operation in CCM. For a,, the boundary condi- 
id - ;I c 1 .  
The minimum energy storage or, equivalently, the minimum 
inductances are required if the sum k ,  + k ,  is minimized under 
the boundary conditions. The solution kl = 2, k ,  = 2 yields 
min ( k ,  + k 2 )  = 4, for a,. (16) 
ki > 2, (17) 
For a,, the boundary conditions become 
2 3  - + - < 1 ,  
ki k 2  
and the solution k ,  = 4.45, k 2  = 5.45, results in 
min ( k ,  + k 2 )  = 9.9, for a,. (19) 
Thus, in this example, more than two times larger inductances 
are necessary in converter a2 than in converter a,. Using the 
results of Tables I and 11, a similar comparative analysis can be 
camed out for any particular design example. 
IV. AN EXPERIMENTAL @,-CONVERTER 
Topology a, in Fig. 2(a) is used to design a practical 500- 
Input voltage: 10 V c V, < 100 V; 
Output voltage: V,,, = 5 V; 
Load: 1 A c IOut c 4 A. 
kHz converter according to the following specifications: 
The power stage of the converter is shown in Fig. 8. Inductor 
values are chosen so that the converter operates in the contin- 
uous conduction mode under all operating conditions. For the 
minimum output current, R = 5 Q, k ,  = 20 and k ,  = 1.2. It is 
easy to verify that all CCM/DICM boundary conditions are sat- 
isfied for the worst-case operating condition 
I
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Fig. 8.  An experimental @,-converter. 50 
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Fig. 10. Efficiency of experimental @,-converter as a function of input 
voltage V8, with output current I,,,, as varying parameter. 
Fig. 9. Waveforms in experimental @,-converter: (a) for the minimum in- 
put voltage ( V ,  = 10 V )  and the maximum output current (I , , ,  = 4 A); 
(b) for maximum input voltage ( V, = 100 V )  and minimum output current 
(Io",  = 1 A).  
Waveforms recorded for extreme values of the input voltage 
and the load current are shown in Fig. 9. In spite of the ex- 
tremely large variations in the input voltage, duty ratio of the 
transistor switch varies from D,,, = 0.2 to D,,, = 0.8, safely 
within the limits imposed by the speed of the transistor and its 
drive circuitry. There is also enough room left for dynamic vari- 
ations of the duty ratio during the input-voltage or the output- 
current transients. Measured efficiency as a function of the in- 
put voltage with the output current as a varying parameter is 
shown in Fig. 10. For the low-end input voltage the efficiency 
exceeds 80% for all loads and it gradually decays as the input 
voltage is increased. Switching losses that result from the switch 
voltage/current overlaps during the switching transitions are 
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Fig. 12. Efficiency of experimental @,-converter as function of output 
voltage. 
For the maximum output current, ZOut = 1 A, and the nominal 
input voltage, Vg = 50 V, measured efficiency as a function of 
the output voltage is shown in Fig. 12. The efficiency exceeds 
80% for output voltages greater than 18 V. As expected, the 
efficiency collapses for very low output voltages because of the 
conduction losses caused by the inevitable voltage drop of the 
semiconductor switches. 
VI. CONCLUSION 
Compared to basic converter topologies (buck, boost, buck- 
boost, Cuk etc.), PWM converters with quadratic dc conversion 
ratios, M ( D )  = D2,  M ( D )  = D z / ( l  - D )  o r M ( D )  = D2/  
( 1 - D ) 2 ,  offer a significantly wider conversion range. For a 
given minimum olu-time and, consequently, for a given mini- 
mum duty ratio Dmin, D 2  in the numerator of M( D ) yields a 
much lower limit on the minimum attainable conversion ratio. 
By applying a systematic synthesis procedure, six novel sin- 
gle-transistor converter configurations with quadratic dc con- 
version ratios are found. The simpler, single-transistor 
realization is the most important advantage over the straight- 
forward cascade of two basic converters. 
As far as conversion efficiency is concerned, it is quite clear 
that a single-stage converter is always a better choice than a 
two-stage converter. Therefore, the quadratic converters are 
proposed and intended for applications where conventional, 
single-stage converters are inadequate-for high-frequency ap- 
plications where the specified range of input voltages and the 
specified range of output voltages call for an extremely large 
range of conversion ratios. 
Following a discussion of basic properties of the quadratic 
converters in the continuous and the discontinuous modes, two 
illustrative experimental examples are included: a 20-W, 
5-V-output converter supplied from a highly unregulated line 
voltage ( 10 V < Vg < 100 V),  and a 60-W 1-V-to-60-V-output 
converter for a laboratory power supply. Although in both cases 
the step-down of more than 20 to 1 is required, the quadratic 
converters can operate at a relatively high switching frequency 
( 500 kHz) because the minimum ow-time limitation is much 
less restrictive. 
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